Verilog延遲語句的運用

轉自：https://blog.csdn.net/changhaizhang/article/details/6933810 module full_adder(a,b,sum); input a,b; output reg sum; always @(a,b) #13 sum = (a & b) ;   或者   always @(a,b) sum = #13 (a & b) ; endmodu

>>阅读原文<<