數字電路基礎知識

Verilog入門實例  轉載 ： https://blog.csdn.net/peihaozhu/article/details/50955318

何時用wire何時用reg  :  https://www.cnblogs.com/thymon/archive/2010/06/09/1754541.html