vivado implementation執行時候報錯:Unsupported PLLE2_ADV connectivity.......

執行時候出錯, [DRC REQP-1712] Input clock driver: Unsupported PLLE2_ADV connectivity. The signal u_clk_wiz_0/inst/clk_in1 on the u_clk_wiz_0/inst/plle2_adv_inst/CLKIN1 pin of u_clk_wiz_0/inst/plle2_adv_inst
相關文章
相關標籤/搜索