JavaShuo
欄目
標籤
[REPUBLISH] PIC18Fxxx Instruction Set
時間 2019-11-14
標籤
republish
pic
instruction
set
简体版
原文
原文鏈接
Byte-oriented File Register Operations
ADDWF
— Add WREG to f
ADDWFC
— Add WREG and Carry bit to f
ANDWF
— AND WREG with f
CLRF
— Clear f
COMF
— Complement f
CPFSEQ
— Compare f with WREG, skip =
CPFSGT
— Compare f with WREG, skip if >
CPFSLT
— Compare f with WREG, skip if <
DECF
— Decrement f
DECFSZ
— Decrement f, Skip if 0
DCFSNZ
— Decrement f, Skip if Not 0
INCF
— Increment f
INCFSZ
— Increment f, Skip if 0
INFSNZ
— Increment f, Skip if Not 0
IORWF
— Inclusive OR WREG with f
MOVF
— Move f
MOVFF
— Move fs (source) to fd (destination)
MOVWF
— Move WREG to f
MULWF
— Multiply WREG with f
NEGF
— Negate f
RLCF
— Rotate Left f through Carry
RLNCF
— Rotate Left f (No Carry)
RRCF
— Rotate Right f through Carry
RRNCF
— Rotate Right f (No Carry)
SETF
— Set f
SUBFWB
— Subtract f from WREG with borrow
SUBWF
— Subtract WREG from f
SUBWFB
— Subtract WREG from f with borrow
SWAPF
— Swap nibbles in f
TSTFSZ
— Test f, skip if 0
XORWF
— Exclusive OR WREG with f
Bit-oriented File Register Operations
BCF
— Bit Clear f
BSF
— Bit Set f
BTFSC
— Bit Test f, Skip if Clear
BTFSS
— Bit Test f, Skip if Set
BTG
— Bit Toggle f
Control Operations
BC
— Branch if Carry
BN
— Branch if Negative
BNC
— Branch if Not Carry
BNN
— Branch if Not Negative
BNOV
— Branch if Not Overflow
BNZ
— Branch if Not Zero
BOV
— Branch if Overflow
BRA
— Branch Unconditionally
BZ
— Branch if Zero
CALL
— Call subroutine
CLRWDT
— Clear Watchdog Timer
DAW
— Decimal Adjust WREG
GOTO
— Go to address
NOP
— No Operation
POP
— Pop top of return stack (TOS)
PUSH
— Push top of return stack (TOS)
RCALL
— Relative Call
RESET
— Software device RESET
RETFIE
— Return from interrupt enable
RETLW
— Return with literal in WREG
RETURN
— Return from Subroutine
SLEEP
— Go into Standby mode
Literal Operations
ADDLW
— Add literal and WREG
ANDLW
— AND literal with WREG
IORLW
— Inclusive OR literal with WREG
LFSR
— Move literal to FSRx
MOVLB
— Move literal to BSR<3:0>
MOVLW
— Move literal to WREG
MULLW
— Multiply literal with WREG
RETLW
— Return with literal in WREG
SUBLW
— Subtract WREG from literal
XORLW
— Exclusive OR literal with WREG
Data Memory & Program Memory Operations
TBLRD*
— Table Read
TBLRD*+
— Table Read with post-increment
TBLRD*-
— Table Read with post-decrement
TBLRD+*
— Table Read with pre-increment
TBLWT*
— Table Write
TBLWT*+
— Table Write with post-increment
TBLWT*-
— Table Write with post-decrement
TBLWT+*
— Table Write with pre-increment
相關文章
1.
[查閱]MSIL Instruction Set
2.
The Instruction Set In Cortex-M3
3.
Reimaging heterogeneous computing:A functional instruction-set architecture computing model.md
4.
Illegal instruction
5.
Design of the RISC-V Instruction Set Architecture筆記(chapter5)
6.
Design of the RISC-V Instruction Set Architecture筆記(chapter1-2)
7.
Design of the RISC-V Instruction Set Architecture筆記(chapter6)
8.
CPU Instruction Pointer
9.
UnityAsseet-FieldScriptWriter‘s instruction
10.
Oracle 12C AFD instruction
更多相關文章...
•
XSLT
元素
-
XSLT 教程
•
Scala Set(集合)
-
Scala教程
•
Kotlin學習(二)基本類型
•
算法總結-廣度優先算法
相關標籤/搜索
republish
instruction
set
17.set
get&set
dict&&set
c++set
stringstream+set
set&num
Redis教程
0
分享到微博
分享到微信
分享到QQ
每日一句
每一个你不满意的现在,都有一个你没有努力的曾经。
最新文章
1.
[最佳實踐]瞭解 Eolinker 如何助力遠程辦公
2.
katalon studio 安裝教程
3.
精通hibernate(harness hibernate oreilly)中的一個」錯誤「
4.
ECharts立體圓柱型
5.
零拷貝總結
6.
6 傳輸層
7.
Github協作圖想
8.
Cannot load 32-bit SWT libraries on 64-bit JVM
9.
IntelliJ IDEA 找其歷史版本
10.
Unity3D(二)遊戲對象及組件
本站公眾號
歡迎關注本站公眾號,獲取更多信息
相關文章
1.
[查閱]MSIL Instruction Set
2.
The Instruction Set In Cortex-M3
3.
Reimaging heterogeneous computing:A functional instruction-set architecture computing model.md
4.
Illegal instruction
5.
Design of the RISC-V Instruction Set Architecture筆記(chapter5)
6.
Design of the RISC-V Instruction Set Architecture筆記(chapter1-2)
7.
Design of the RISC-V Instruction Set Architecture筆記(chapter6)
8.
CPU Instruction Pointer
9.
UnityAsseet-FieldScriptWriter‘s instruction
10.
Oracle 12C AFD instruction
>>更多相關文章<<