Notes: Hardware-based Acceleration Design 20200226

16. Static Timing Analysis (STA) 16.1. Overview Time constraint verificaiton without simulation Faster than gate-level simulation No checking on cirtuit correctness No vector generated. Recall the pos
相關文章
相關標籤/搜索