Notes: Hardware-based Acceleration Design 20200220

10. Logic Synthesis 10.1. three steps: translate, logic optimize, gate map 10.2. design objects: clock, reference, cell, pin, net, etc. WHO IS WHO 10.3. timing construction time: data stable time befo

>>阅读原文<<