2020-10-03

移位乘法器的verilog 1.程序 module mult(a,b,dout); input [3:0]a; input [3:0]b; output [7:0]dout; reg [7:0]dout; integer i; [email protected](a or b) begin dout=4’b0; for(i=0;i<4;i=i+1) if(b[i]==1) dout=dout+(a

>>阅读原文<<