FPGA學習系列 各種門器件程序積累

1. 兩輸入與（and）門 　 entity and2gate is Port ( x : in STD_LOGIC; y : in STD_LOGIC; z : out STD_LOGIC); end and2gate; architecture Behavioral of and2gate is begin z <= x and y; end Behavioral; 2.兩輸入或（or）門 e

>>阅读原文<<