Intel x86

PCIe通常規則:ide

purely平臺ui

Intel UPI, Processor DMI3 (Rx lanes only), and Processor PCIe3 (Rx lanes only)
Note: PCH PCIe root port, DMI3 Rx and PCIe uplink Rx lanes are not constrained by this guideline.this

目的:Length match with in a bundle in order to most effectively use a shared equalization register for that bundle.it

相關文章
相關標籤/搜索