卷積計算的verilog 代碼 TESTBENCH.v

//TESTBENCH `timescale 1us/1us module TESTBENCH(); reg signed [7:0] TiData[1:6][1:6]; // Test input Data reg signed [19:0] ToData[1:4][1:4]; // Test output Data reg signed [7:0] TiDataSi

>>阅读原文<<