set up time and hold time 簡單解釋（文末附上進階版解釋，需要一定模擬基礎）

Every flip-flop has restrictive time regions around the active clock edge in which input should not change. We call them restrictive because any change in the input in this regions the output may be t

>>阅读原文<<