FPGA LVDS I/O as an Analog Programmable Comparator

http://www.eetimes.com/author.asp?section_id=36&doc_id=1320289   Seeing the new ADC IP being bandied about by FPGA vendors got William Murray wondering what is behind all this.   Seeing the new analog

>>阅读原文<<